Emploi

Trouvez facilement votre premier job

Découvrir

L'actualité professionnelle des 18-30 ans

Découvrir
Finance

Découvrez les aides financières auxquelles vous êtes éligible

Découvrir
Santé
🎁 1 mois gratuit

La mutuelle qui prend soin de la santé des jeunes

Découvrir
Mobilité

Révisez le code de la route à partir de 9,90€

Découvrir

Offers “STMicroelectronics”

Expires soon STMicroelectronics

Analog Design BE M/F

  • Internship
  • City of Edinburgh ( City of Edinburgh )
  • Design/UX/UI

Job description



General information

Reference

2020-5921

Job level

40 - Experienced

Position description

Posting title

Analog Design BE M/F

Regular/Temporary

Regular

Job description

ST Microelectronics is a global semiconductor company offering industry leading Time of Flight (ToF) ranging solutions. Working within the Imaging division and based in Edinburgh, Scotland, the analogue/mixed signal layout engineer will work primarily with the local design teams but also the wider design team within the imaging division.

With a strong working knowledge of nanometer CMOS technology the candidate will work in two main product areas. The first is to take full responsibility for the implementation and development of a novel design and flow for our optical module team. The role requires the candidate to interface with design and process teams to agree on planning and implementation.

The second product area is to support the custom ASIC design using ST's SPAD (Single Photon Avalanche Diode) technology. With such designs, every pico-second counts and layout optimisation is crucial for the associated high speed circuits.

On all points, clear communication is of high importance.



Profile

Strong working knowledge of cadence virtuoso and implementation using layout XL.

Solid understanding of nanometer CMOS technology and how layout effects can impact operation/quality.
Full understanding of LVS/DRC flows (ideally experienced using calibre tools)
Able to efficiently debug and fix errors.
Solid understanding of nanometer CMOS technology and how layout effects can impact operation/quality.
Chip finishing experience.
Experience of floorplanning of a complex design and area estimation.
Knowledge of SKILL scripting is desirable

Personal skills

Excellent communication and interpersonal skills.
Able to produce clear written documentation.
Organised approach to tasks.
Creative and independent worker.

Position localisation

Job location

Europe, United Kingdom, Edinburgh

Candidate criteria

Education level required

3 - Upper secondary education diploma

Experience level required

2-5 years

Requester

Desired start date

03/08/2020